New post in Verilog