verilog changing random seed
12,993
You can change the seed using a flag like this:
irun -seed seed_number
Or you can use a random seed:
irun -seed random
I'm pretty sure every tool (Questa and VCS) has an option to do this. If you don't set a seed, it will default to 1.
Related videos on Youtube
14 : 40
Random number generation in verilog #Verilog #vlsi #verilog #rtl #cmos #semiconductor
29 : 01
Verilog Basics for SystemVerilog Constrained Random Verification
05 : 22
How to generate random data in Verilog or System Verilog
02 : 18
Using Random Seed in Python Programming
09 : 15
42 - Linear Feedback Shift Register LFSR in Verilog
03 : 20
Why & How to Set a Random Seed in R (Example) | set.seed Function | Generate & Draw Random Numbers
34 : 53
CORDIC Design & Simulation in Verilog - Kirk Weedman
Author by
Rudy01
Updated on June 04, 2022Comments
-
Rudy01 almost 2 years
How do I change the seed for
$urandom_rangeevery time I am starting a new simulation. I tried so many things non worked.always@(posedge tb_rd_clkh) begin $random(9); tbo9_ready_toggle_q <= $urandom_range(0, 1); end-
dave_59 almost 9 yearsWhat do you think
$random(9);is supposed to mean? -
dolphus333 almost 9 yearsAre you asking how to get a different seed for each simulation?
-
-
Rudy01 almost 9 yearsThanks, but how come it is not working in always statement? I did the same thing like below, but it didn't work: always@(posedge tb_rd_clkh) begin seed <= 3; rand_gen <= $urandom(seed); tbo9_ready_toggle_q <= $urandom_range(0, 1); end
-
Emman almost 9 yearsA different approach needs to be followed for always block, you can use the method mentioned in the updated answer
